SDG 11.4.3 Allow remote working

Promote or allow telecommuting or remote working for employees as a matter of policy or standard practice, or offer a condensed working week to reduce employee commuting

(1) Telecommuting for M.Tech Degree Classes: As a policy matter to promote remote working, institute allows online classes for four days from Monday to Thursday for M.Tech students. The professors will conduct the online classes from the campus and students attend classes from their residence.

Following subjects were delivered online during M.Tech (VLSI and Embedded system Design) 1^{st} Year I and II Semesters in Academic Year 2021-2022 (Fig. (1) to Fig. (4)).

	M.Tech 1st Year I Semester Academic Year 2021-2022 w.e.f 2nd February 2022								
1	16VLS002 Digital Design through VERILOG								
2	16VLS102 Embedded System Design								
3	19EC002DSP Processors and Architectures								
M.Tech 1st Year II Semester Academic Year 2021-2022 w.e.f 4th July 2022									
4	16VLS012 Low Power VLSI Design								
5	16VLS013 CPLD and FPGA Architectures & Applications								
6	16VLS016 Algorithms for VLSI Design Automation								

- **(2) Telecommuting for Degree with Honours / Minors Classes:** The students are allowed to earn 4 credits out of 20 credits for Honours / Minors Degree by taking two 2-Credit MOOCs of 30 hours/6 weeks duration or one 4-Credit MOOCs of 60 hours/12 weeks duration on self-study mode as per the prescribed syllabus.
- (3) **Telecommuting for B.Tech Degree Classes:** The students are allowed to earn the credits of Core Elective, Open Elective and Audit Courses by taking MOOCs on self-study mode as per the prescribed syllabus through NPTEL/COURSERA platforms.

Compiled COURSERA Utilization Report for Year 2022

Phase	Durat	ion	Academic	Year/Semester	Learners	No. of	
	From	to	Year		Enrolled	Courses	
						Completed	
Phase-2	10-3-2022	2-7-2022	AY2021-22	3 rd Year/6 th Semester	828	1702	
Phase-3	4-7-2022	16-10-2022	AY2022-23	3 rd Year/5 th Semester	1065	4392	
	Total				1893	6092	

			An Au	utonomous Institute Affiliate	Training Tomorrow's Engineers Today GMRIT/ADM/F-26				/F-26					
										REV.: 01				
Department	: ECE							: 2021-2022						
Year/Semester	Mtech								6-F-01					
						w.e.f: 02-02-2022								
Timing	Period													
	1	2	REA	3	4		5	6	Ħ	7	8			
Start Time	9:00 AM	9:50 AM	l	10:50 AM	11:40 AM	1	1:30 PM	2:20 PM	A	3:20 PM	4:10 PM			
End Time	9:50 AM	10:40 AM	l	11:40 AM	12:30 PM		2:20 PM	3:10 PM	*	4:10 PM	5:00 PM			
Monday						L U	16VLS102	16DEC002		19EC002				
			1			N	PK	YM		VK				
Tuesday			1			C	19EC002	16VLS102		16DEC002				
Tuesday			l			н	VK	PK		YM				
Wednesday			1			1	16VLS102	19EC002		16DEC002				
wednesday			1			В	PK	VK		YM				
			1			R	16VLS102	16DEC002		19EC002				
Thursday			1			E	PK	YM		VK				
Friday		16DEC106				ĸ	16MEX101	16MEX101		16DEC003	16DEC003			
Friday		Dr J.V Suman					VSSV	VSSV		DVR	16DEC003			
Saturday				16DEC202		1	16DEC003	16DEC003		16MEX101	16MEX101			
				KKK			DVR	DVR		VSSV	VSSV			
	-													
Sl. No.	Code		Course Title				Credit	Faculty Name						
1	16MEX101	Advanced Optimization Techniques					4	Mr V.S.S. Venkatesh						
2	16VLS102	Embedded system design					4	Mr. P Kalyan						
3	16DEC003	VLSI Technology and Design					4	Mr D.V.Ramana						
4	16DEC002	Digital design through VERILOG					4	Dr Yogash Misra						
5	19EC002	DSP Process	DSP Processors and Architectures					Dr V Kanan						

Fig. 1: Time Table M.Tech (VLSI and Embedded system Design) 1st Year I Semester -2021-2022

HDL Programming Laboratory

Term Paper

16DEC106




Fig. 2: Time Table M.Tech (VLSI and Embedded system Design) 1st Year II Semester -2021-2022



Fig. 3: Online class of subject 16VLS002 Digital Design through VERILOG of M.Tech (VLSI and Embedded system Design) 1st Year I Semester



Fig. 4: Online class of subject 16VLS013 CPLD and FPGA Architectures & Applications of M.Tech (VLSI and Embedded system Design) 1st Year II Semester